# 16-bit Proprietary Microcontroller

CMOS

# F<sup>2</sup>MC-16LX MB90595/595G Series

# MB90598/598G/F598/F598G/V595/V595G

### DESCRIPTION


The MB90595/595G series with FULL-CAN<sup>\*1</sup> interface and FLASH ROM is especially designed for automotive and industrial applications. Its main features are two on board CAN Interfaces, which conform to V2.0 Part A and Part B, while supporting a very flexible message buffer scheme and so offering more functions than a normal full CAN approach.

The instruction set of F<sup>2</sup>MC-16LX CPU core inherits an AT architecture of the F<sup>2</sup>MC<sup>\*2</sup> family with additional instruction sets for high-level languages, extended addressing mode, enhanced multiplication/division instructions, and enhanced bit manipulation instructions. The microcontroller has a 32-bit accumulator for processing long word data.

The MB90595/595G series has peripheral resources of 8/10-bit A/D converters, UART (SCI), extended I/O serial interface, 8/16-bit PPG timer, I/O timer (input capture (ICU), output compare (OCU)) and stepping motor controller.

\*1: Controller Area Network (CAN) - License of Robert Bosch GmbH

\*2: F<sup>2</sup>MC stands for FUJITSU Flexible Microcontroller.



### 



### ■ FEATURES

- Clock Embedded PLL clock multiplication circuit Operating clock (PLL clock) can be selected from divided-by-2 of oscillation or one to four times the oscillation (at oscillation of 4 MHz, 4 MHz to 16 MHz). Minimum instruction execution time: 62.5 ns (operation at oscillation of 4 MHz, four times the oscillation clock, Vcc of 5.0 V) Instruction set to optimize controller applications Rich data types (bit, byte, word, long word) Rich addressing mode (23 types) Enhanced signed multiplication/division instruction and RETI instruction functions Enhanced precision calculation realized by the 32-bit accumulator Instruction set designed for high level language (C language) and multi-task operations Adoption of system stack pointer Enhanced pointer indirect instructions Barrel shift instructions Program patch function (for two address pointers) Enhanced execution speed: 4-byte instruction queue • Enhanced interrupt function: 8 levels, 34 factors · Automatic data transmission function independent of CPU operation Extended intelligent I/O service function (EI2OS): Up to 10 channels Embedded ROM size and types Mask ROM: 128 Kbytes Flash ROM: 128 Kbytes Embedded RAM size: 4 Kbytes (MB90V595/595G: 6 Kbytes) Flash ROM Supports automatic programming, Embedded Algorithm TM\* Write/Erase/Erase-Suspend/Resume commands A flag indicating completion of the algorithm Hard-wired reset vector available in order to point to a fixed boot sector Erase can be performed on each block Block protection with external programming voltage Low-power consumption (stand-by) mode Sleep mode (mode in which CPU operating clock is stopped) Stop mode (mode in which oscillation is stopped) CPU intermittent operation mode Hardware stand-by mode Process: 0.5 μm CMOS technology I/O port General-purpose I/O ports: 78 ports Push-pull output and Schmitt trigger input. Programmable on each bit as I/O or signal for peripherals. • Timer Watchdog timer: 1 channel 8/16-bit PPG timer: 8/16-bit × 6 channels
  - 16-bit re-load timer: 2 channels

#### (Continued)

- 16-bit I/O timer Input capture: 4 channels Output compare: 4 channels
- Extended I/O serial interface: 1 channel
- UART0
  - With full-duplex double buffer (8-bit length)
- Clock asynchronized or clock synchronized (with start/stop bit) transmission can be selectively used.
- UART1 (SCI)

With full-duplex double buffer (8-bit length) Clock asynchronized or clock synchronized serial transmission (I/O extended transmission) can be selectively used.

- Stepping motor controller (4 channels)
- External interrupt circuit (8 channels) A module for starting an extended intelligent I/O service (EI<sup>2</sup>OS) and generating an external interrupt which is triggered by an external input.
- Delayed interrupt generation module: Generates an interrupt request for switching tasks.
- 8/10-bit A/D converter (8 channels)
   8/10-bit resolution can be selectively used.
   Starting by an external trigger input.
- FULL-CAN interface: 1 channel Conforming to Version 2.0 Part A and Part B Flexible message buffering (mailbox and FIFO buffering can be mixed)
- 18-bit Time-base counter
- External bus interface: Maximum address space 16 Mbytes
- \*: Embedded Algorithm is a trademark of Advanced Micro Devices Inc.

### ■ PRODUCT LINEUP

Features		MB90598/598G	MB90F598/F598G	MB90V595/V595G			
Classifi	ication	Mask ROM product	Flash ROM product	Evaluation product			
ROM s	ize	128 Kbytes	128 Kbytes Boot block Hard-wired reset vector	None			
RAM si	ze	4 Kbytes	4 Kbytes	6 Kbytes			
Emulat supply	or-specific power	_		None			
CPU fu	Inctions	t machine clock frequency e clock frequency of 16 MI					
UARTO	)	Clock synchronized transmission (50 Clock asynchronized transmission (4 /500 Transmission can be performed by to slave connection.	4808/5208/9615/10417/19 0000 bps at machine clock	frequency of 16 MHz)			
UART1	(SCI)	Clock synchronized transmission (62.5 K/125 K/250 K/500 K/1 Mbps) Clock asynchronized transmission (1202/2404/4808/9615/31250 bps) Transmission can be performed by bi-directional serial transmission or by master/ slave connection.					
8/10-bit	t A/D converter	Conversion precision: 8/10-bit can b Number of inputs: 8 One-shot conversion mode (convert Scan conversion mode (converts two up to 8 cha Continuous conversion mode (convert Stop conversion mode (converts sel	s selected channel once o o or more successive chan innels) erts selected channel cont	nels and can program inuously)			
8/16-bit (6 chan	t PPG timers inels)	Number of channels: 6 (8/16-bit × 6 channels) PPG operation of 8-bit or 16-bit A pulse wave of given intervals and given duty ratios can be output. Pulse interval: fsys, fsys/2 <sup>1</sup> , fsys/2 <sup>2</sup> , fsys/2 <sup>3</sup> , fsys/2 <sup>4</sup> (fsys = system clock frequency) 128μs (fosc = 4MHz: oscillation clock frequency)					
16-bit F	Reload timer	Number of channels: 2 Operation clock frequency: fsys/2 <sup>1</sup> , fsys/2 <sup>3</sup> , fsys/2 <sup>5</sup> (fsys = System clock frequency) Supports External Event Count function					
16-bit I/O	16-bit Output compares	Number of channels: 4 Pin input factor: A match signal of co					
timer	Input captures	Number of channels: 4 Rewriting a register value upon a pir	n input (rising, falling, or both edges)				


#### (Continued)

Features	MB90598/598G	MB90F598/F598G	MB90V595/V595G			
CAN Interface	Number of channels: 1 Conforms to CAN Specification Version 2.0 Part A and B Automatic re-transmission in case of error Automatic transmission responding to Remote Frame Prioritized 16 message buffers for data and ID's Supports multiple messages Flexible configuration of acceptance filtering: Full bit compare / Full bit mask / Two partial bit masks Supports up to 1Mbps CAN bit timing setting: MB90xxx:TSEG2 $\geq$ RSJW+2TQ MB90xxxG:TSEG2 $\geq$ RSJW					
Stepping motor controller (4 channels)	Four high current outputs for each chan Synchronized two 8-bit PWM's for each					
External interrupt circuit	Number of inputs: 8 Started by a rising edge, a falling edge	, an "H" level input, or an	"L" level input.			
Serial IO	Clock synchronized transmission (31.25 frequ LSB first/MSB first	5 K/62.5 K/125 K/500 K/1 uency of 16 MHz)	Mbps at system clock			
Watchdog timer	Reset generation interval: 3.58 ms, 14. (at oscillation of 4 MHz, minimum value		5 ms			
Flash Memory	Supports automatic programming, Emb Write/Erase/Erase-Suspend/Resume of A flag indicating completion of the algo Hard-wired reset vector available in oro Memory Boot block configuration Erase can be performed on each block Block protection with external program Flash Writer from Minato Electronics In	ommands rithm der to point to a fixed boo ming voltage	ot sector in Flash			
Low-power consumption (stand-by) mode	Sleep/stop/CPU intermittent operation/clock timer/hardware stand-by					
Process	CMOS					
Power supply voltage for operation*2	+5 V±10 %					
Package	QFP-100		PGA-256			

\*1: It is setting of DIP switch S2 when Emulation pod (MB2145-507) is used. Please refer to the MB2145-507 hardware manual (2.7 Emulator-specific Power Pin) about details.

\*2: Varies with conditions such as the operating frequency. (See section "
ELECTRICAL CARACTERISTICS.")

### ■ PIN ASSIGNMENT




### ■ PIN DESCRIPTION

Pin no.	Pin name	Circuit type	Function		
82	X0	٨			
83	X1	A	Oscillator pin		
77	RST	В	Reset input		
52	HST	С	Hardware standby input		
85 to 88	P00 to P03	G	General purpose IO		
00 10 00	IN0 to IN3	G	Inputs for the Input Captures		
89 to 92	P04 to P07	G	General purpose IO		
69 10 92	OUT0 to OUT3	G	Outputs for the Output Compares.		
02 to 09	P10 to P15	D	General purpose IO		
93 to 98	PPG0 to PPG5	D	Outputs for the Programmable Pulse Generators		
00	P16	P	General purpose IO		
99	TIN1	D	TIN input for the 16-bit Reload Timer 1		
400	P17	P	General purpose IO		
100	TOT1	D	TOT output for the 16-bit Reload Timer 1		
1 to 8	P20 to P27	G	General purpose IO		
9 to 10	P30 to P31	G	General purpose IO		
12 to 16	P32 to P36	G	General purpose IO		
17	P37	D	General purpose IO		
40	P40	6	General purpose IO		
18	SOT0	G	SOT output for UART 0		
10	P41	ĉ	General purpose IO		
19	SCK0	G	SCK input/output for UART 0		
	P42	6	General purpose IO		
20	SIN0	G	SIN input for UART 0		
	P43	0	General purpose IO		
21	SIN1	G	SIN input for UART 1		
	P44	6	General purpose IO		
22	SCK1	G	SCK input/output for UART 1		
0.1	P45		General purpose IO		
24	SOT1	G	SOT output for UART 1		
05	P46	2	General purpose IO		
25	SOT2	G	SOT output for the Serial IO		
	P47	C	General purpose IO		
26	SCK2	G	SCK input/output for the Serial IO		

P8 SIN2P50 SIN1General purpose IO SIN Input for the Serial IO29 to 32 F51 to P54 NT4 to INT7P51 to P54 P55 to P54 ADTGP66 to P53 F57 ADTGGeneral purpose IO Input for the external trigger of the A/D Converter38 to 41 A10 to AN3P60 to P63 ADTGGeneral purpose IO Input for the external trigger of the A/D Converter38 to 41 ADTGP64 to P67 AN4 to AN7General purpose IO Inputs for the A/D Converter43 to 46 ADTP64 to P67 AN4 to AN7General purpose IO Input for the 4/D Converter43 to 46 P57 TINOP55General purpose IO TIN input for the 16-bit Reload Timer 048 P57 PVW1P0 PVW2P0P57 PVW1P10 PVW2P0General purpose IO TOT output for the 16-bit Reload Timer 054 to 57 PVW1P0 PVW2P0 PVW2P0PF4 General purpose IO59 to 62 PVW1P1 PVW1P10 PVW2P1 PVW2P1FF F General purpose IO64 to 67 PVW1P1 PVW2P1 PVW2P1FF F General purpose IO69 to 72 PWM2P3 PVW2P3FF PVW1P3 PVW2P3 PVW2P3 PVW2P369 to 72 PVW1P3 PVW2P3 PVW2P3 PVW2P3FF F General purpose IO Output for Stepper Motor Controller channel 2 Output for Stepper Motor Controller channel 3 Output for Stepper Motor Controller channel 3 PVW2P	Pin no.	Pin name	Circuit type	Function
SiN2SiN Input for the Serial IO29 to 32P51 to P54 INT4 to INT7P51 to P54 External interrupt input for INT4 to INT733P55 ADTGADTGGeneral purpose IO Input for the external trigger of the A/D Converter38 to 41P60 to P63 ADTGEGeneral purpose IO Input for the A/D Converter43 to 46P64 to P67 AN4 to AN7EGeneral purpose IO Inputs for the A/D Converter43 to 46P56 AN4 to AN7PGeneral purpose IO Inputs for the A/D Converter47P56 TTIN0PGeneral purpose IO Inputs for the A/D Converter48P57 TOTOGeneral purpose IO TO output for the 16-bit Reload Timer 048P57 TO to P73 PWM1P0 PWM2P0 PWM2P0General purpose IO TO output for the 16-bit Reload Timer 054 to 57P90 to P73 PWM1P0 PWM2P0 PWM2P0General purpose IO TO output for Stepper Motor Controller channel 059 to 62P90 to P73 PWM1P1 PWM2P1FGeneral purpose IO Output for Stepper Motor Controller channel 164 to 67P90 to P83 PWM2P2 PWM2P3 PWM2P3FGeneral purpose IO Output for Stepper Motor Controller channel 269 to 72P90 to P83 PWM2P3 PWM2P3 PWM2P3FGeneral purpose IO Output for Stepper Motor Controller channel 369 to 72P90 to P83 PWM2P3 PWM2P3 PWM2P3FGeneral purpose IO Output for Stepper Motor Controller channel 369 to 72P90 to 72 PWM1P3 PWM2P3 PWM2P3FGeneral purpose IO Output for Stepper Motor Controller channel 3	20	P50	D	General purpose IO
29 to 32 1000000000000000000000000000000000000	20	SIN2	D	SIN Input for the Serial IO
$ \begin{array}{c c c c }   \operatorname{NT4} \ to \   \operatorname{NT7} & \operatorname{External interrupt input for \   \operatorname{NT4} \ to \   \operatorname{NT7} \\ \hline \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	20 to 22	P51 to P54		General purpose IO
33     ADTG     D     Input for the external trigger of the A/D Converter       38 to 41     P60 to P63 AN0 to AN3     E     General purpose IO       43 to 46     P64 to P67 AN4 to AN7     E     General purpose IO       43 to 46     P64 to P67 AN4 to AN7     E     General purpose IO       47     P56 TIN0     D     General purpose IO       48     P57 TOTO     D     General purpose IO       48     P57 TOTO     D     General purpose IO       48     P57 TOTO     D     General purpose IO       54 to 57     PVW1P0 PVW1M0 PVW2P0     F     General purpose IO       54 to 57     PVW1P1 PVW2P1     F     Output for Stepper Motor Controller channel 0       PVW1P2     PVW1P1 PVW2P1     F     Output for Stepper Motor Controller channel 1       59 to 62     PVW1P1 PVW2P1     F     Output for Stepper Motor Controller channel 1       64 to 67     PWM1P1 PVW2P1     F     General purpose IO       69 to 72     P84 to P87 PVW1P2 PVW2P2     F     Output for Stepper Motor Controller channel 2       69 to 72     P84 to P87 PVW1P3 PVW2P3     F     General purpose IO       74     P91     D     General purpose IO       75     P91     D     General purpose IO	INT4 to INT7		D	External interrupt input for INT4 to INT7
ADTGInput for the external trigger of the A/D Converter38 to 41P60 to P63 AN0 to AN3BGeneral purpose IO Inputs for the A/D Converter43 to 40P64 to P67 AN4 to AN7General purpose IO Inputs for the A/D Converter47P56 TIN0DGeneral purpose IO TIN input for the 16-bit Reload Timer 048P57 TOTODGeneral purpose IO TOT output for the 16-bit Reload Timer 054 to 57P70 to P73 PWM1P0 PWM2P0General purpose IO TOT output for the 16-bit Reload Timer 054 to 57PWM1P0 PWM2P0 PWM2P0FGeneral purpose IO Output for Stepper Motor Controller channel 059 to 62PWM1P1 PWM2P1 PWM2P1 PWM2P1FGeneral purpose IO Output for Stepper Motor Controller channel 164 to 67PWM1P2 PWM2P2 PWM1M1 PWM2P1 PWM2P3 	22	P55	D	General purpose IO
38 to 41     AN0 to AN3     E     Inputs for the A/D Converter       43 to 46     P64 to P67     E     General purpose IO       47     P56     D     General purpose IO       47     P57     D     General purpose IO       48     P57     D     General purpose IO       48     P57     D     General purpose IO       48     P57     D     General purpose IO       70     PWM1P0     F     General purpose IO       54 to 57     PWM1P0     PWM2P0     F       9WM2P0     PWM1P0     F     General purpose IO       9WM2P0     PWM2P0     F     Output for Stepper Motor Controller channel 0       9WM2P0     PWM1P1     F     General purpose IO       99 to 62     P74 to P77     General purpose IO       99 to 72     PWM1P1     F     Output for Stepper Motor Controller channel 1       9WM2P1     PWM2P1     F     Output for Stepper Motor Controller channel 1       90 to 72     PWM1M2     F     General purpose IO       91 to 72     PWM1M3     F     General purpose IO       69 to 72     PWM1P3     F     General purpose IO       91 to 72     PWM1M3     F     General purpose IO       91 to 72     PWM2P3		ADTG	D	Input for the external trigger of the A/D Converter
AN0 to AN3Inputs for the A/D Converter43 to 46P64 to P67AN4 to AN7General purpose IO43 to 46P56DInputs for the A/D Converter47P56DGeneral purpose IO48P57DGeneral purpose IO70TOTODTOT output for the 16-bit Reload Timer 054 to 57P70 to P73General purpose IO940PWM1P0PWM1P0950 to 57PWM1P1PWM1P0950 to 62PWM1P1PWM1P190 to P83PWM1P290 to 72PWM1P290 to 72PWM1P391 to 72PWM1P392 to 72PWM1P394 to 77General purpose IO69 to 72PWM1P395 to 62PWM1P495 to 72PWM1P395 to 72PWM1P3<	38 to 11	P60 to P63	E	General purpose IO
43 to 46     AN4 to AN7     E     Inputs for the A/D Converter       47     P56     D     General purpose IO       48     P57     D     General purpose IO       48     P57     D     General purpose IO       54 to 57     PWM1P0     PWM1P0     F       9WM1P0     PWM2P0     General purpose IO       9WM1P0     PWM2P0     General purpose IO       9WM2P0     PWM1P0     F       9WM2P0     PWM1P0     F       9WM2P0     PWM1P1     F       9WM1P1     PWM2P1     General purpose IO       9WM2P1     PWM1P1     F       9WM2P1     PWM1P2     General purpose IO       9WM2P1     PWM1P3     F       9WM2P2     PWM1P4     F       9WM2P2     PWM2P3     General purpose IO       69 to 72     PWM1P2     F       99 to 72     PWM1P3     F       99 to 72     PWM2P3     F       99 to 72     PWM2P3     General purpose IO       75     PU91     D     General purpose IO       75     PU91     D     General purpo	30 10 41	AN0 to AN3	L	Inputs for the A/D Converter
AN4 to AN7Inputs for the A/D Converter47P56 TIN0DGeneral purpose IO TIN input for the 16-bit Reload Timer 048P57 TOT0DGeneral purpose IO TOT output for the 16-bit Reload Timer 048P57 TOT0DGeneral purpose IO TOT output for the 16-bit Reload Timer 054 to 57PVWM1P0 PVW2P0 PVW12W0FGeneral purpose IO Output for Stepper Motor Controller channel 059 to 62P74 to P77 PVW1P1 PVW2P1 PVW2P1General purpose IO Output for Stepper Motor Controller channel 159 to 62P88 to P83 PVW2P1 PVW1P2 PVW2P2 PVW2M2N0General purpose IO Output for Stepper Motor Controller channel 164 to 67P84 to P87 PVW1P2 PVW2P3 PVW2P3 PVW2P3General purpose IO Output for Stepper Motor Controller channel 269 to 72P84 to P87 PVW2P3 PVW2P3 PVW2P3 PVW2P3General purpose IO Output for Stepper Motor Controller channel 374P90 TXP90 P91 TXGeneral purpose IO75P91DGeneral purpose IO	13 to 16	P64 to P67	E	General purpose IO
47TIN0DTIN input for the 16-bit Reload Timer 048P57 TOT0DGeneral purpose IO TOT output for the 16-bit Reload Timer 048P70 to P73 PWM1P0 PWM2P0 PWM2M0General purpose IO54 to 57PWM1P0 PWM2P0 PWM2M0FGeneral purpose IO59 to 62P74 to P77 PWM1P1 PWM2P1 PWM2P1General purpose IO59 to 62PWM1P1 PWM2P1 PWM2P1FGeneral purpose IO64 to 67PWM1P2 PWM2P2 PWM2M2FGeneral purpose IO64 to 67P88 to P83 PWM2P2 PWM2M2FGeneral purpose IO69 to 72P84 to P87 PWM1P3 PWM2P3 PWM2P3 PWM2M3FGeneral purpose IO74P90 TXDGeneral purpose IO75P91DGeneral purpose IO	43 10 40	AN4 to AN7	L	Inputs for the A/D Converter
TIN0TIN input for the 16-bit Reload Timer 048P57 TOT0DGeneral purpose IO54 to 57P70 to P73 PWM1P0 PWM2P0 PWM2P0General purpose IO54 to 57P74 to P77 PWM1P1 PWM2P0 PWM2M0General purpose IO59 to 62P74 to P77 PWM1P1 PWM2P1 PWM2P1 PWM2P1 PWM2M1General purpose IO64 to 67P80 to P83 PWM1P2 PWM2P2 PWM2P3 PWM2P3General purpose IO69 to 72P84 to P87 PWM1P3 PWM2P3 PWM2P3 PWM2P3General purpose IO74P90 TXP90 PM2P3 PWM2P3General purpose IO74P90 P91DGeneral purpose IO75P91 P91DGeneral purpose IO	47	P56	D	General purpose IO
48TOTODTOT output for the 16-bit Reload Timer 054 to 57P70 to P73 PWM1P0 PWM2P0 PWM2P0FGeneral purpose IO54 to 57PWM1P0 PWM2P0 PWM2P0FOutput for Stepper Motor Controller channel 059 to 62P74 to P77 PWM1P1 PWM2P1 PWM2P1 PWM2P1FGeneral purpose IO64 to 67P80 to P83 PWM1P2 PWM2P2 PWM2P2FGeneral purpose IO64 to 67PWM1P2 PWM2P2 PWM2P3 PWM2P3FGeneral purpose IO69 to 72P84 to P87 PWM1P3 PWM2P3 PWM2P3 PWM2P3FGeneral purpose IO74P90 TXDGeneral purpose IO74P91 P91DGeneral purpose IO75P91DGeneral purpose IO	47	TINO	D	TIN input for the 16-bit Reload Timer 0
TOT0TOT output for the 16-bit Reload Timer 054 to 57P70 to P73 PWM1P0 PWM2P0FGeneral purpose IO54 to 57PWM1P0 PWM2P0FOutput for Stepper Motor Controller channel 059 to 62PWM1P1 PWM2P1 PWM2P1 PWM2P1FGeneral purpose IO59 to 62PWM1P1 PWM2P1 PWM2P1FGeneral purpose IO64 to 67P80 to P83 PWM1P2 PWM2P2 PWM2P2 PWM2P2 PWM2P2FGeneral purpose IO69 to 72P84 to P87 PWM1P3 PWM2P3 PWM2P3 PWM2P3FGeneral purpose IO69 to 72P90 PWM2P3 PWM2P3 PWM2P3FGeneral purpose IO74P90 TXDGeneral purpose IO75P91DGeneral purpose IO	18	P57	Р	General purpose IO
54 to 57PWM1P0 PWM2P0 PWM2M0FOutput for Stepper Motor Controller channel 054 to 57P74 to P77 PWM2M0General purpose IO59 to 62PWM1P1 PWM2P1 PWM2M1FGeneral purpose IO59 to 62PWM1P1 PWM2P1 PWM2M1FGeneral purpose IO64 to 67PWM1P2 PWM2M2FGeneral purpose IO64 to 67PWM1P2 PWM2P2 PWM2M2FGeneral purpose IO69 to 72PWM1P3 PWM2P3 PWM2P3 PWM2P3 PWM2P3FGeneral purpose IO69 to 72PWM1P3 PWM2P3 PWM2P3 PWM2P3 PWM2P3 PWM2P3FGeneral purpose IO74P90 TXDGeneral purpose IO75P91DGeneral purpose IO	40	TOT0	D	TOT output for the 16-bit Reload Timer 0
54 to 57PWM1M0 PWM2P0 PWM2M0FOutput for Stepper Motor Controller channel 059 to 62P74 to P77 PWM1P1 PWM2P1 PWM2P1 PWM2M1FGeneral purpose IO59 to 62PWM1P1 PWM2P1 PWM2M1FGeneral purpose IO64 to 67PWM1P2 PWM1M2 PWM2P2 PWM2M2FGeneral purpose IO64 to 67PWM1P2 PWM1P2 PWM2M2FGeneral purpose IO64 to 67PWM1P2 PWM2M2FGeneral purpose IO69 to 72PWM1P3 PWM2P3 PWM2M3FGeneral purpose IO69 to 72PWM1P3 PWM2M3FGeneral purpose IO74P90 TXDGeneral purpose IO75P91DGeneral purpose IO75P91DGeneral purpose IO		P70 to P73		General purpose IO
59 to 62PWM1P1 PWM2P1 PWM2M1FOutput for Stepper Motor Controller channel 164 to 67P80 to P83 PWM1P2 PWM2P2 PWM2P2 PWM2P2 PWM2M2FGeneral purpose IO Output for Stepper Motor Controller channel 264 to 67PWM1P2 PWM2P2 PWM2P2 PWM2M2FGeneral purpose IO Output for Stepper Motor Controller channel 269 to 72P84 to P87 PWM1M3 PWM2P3 PWM2M3FGeneral purpose IO Output for Stepper Motor Controller channel 369 to 72P84 to P87 PWM1M3 PWM2P3 PWM2M3FGeneral purpose IO Output for Stepper Motor Controller channel 374P90 TXDGeneral purpose IO TX output for CAN Interface75P91DGeneral purpose IO	54 to 57	PWM1M0 PWM2P0	F	Output for Stepper Motor Controller channel 0
59 to 62 PWM2P1 PWM2P1 PWM2M1PKCutput for Stepper Motor Controller channel 1 		P74 to P77		General purpose IO
64 to 67PWM1P2 PWM1M2 PWM2P2 PWM2M2FOutput for Stepper Motor Controller channel 269 to 72P84 to P87 PWM1M3 PWM1M3 PWM2P3 PWM2M3FGeneral purpose IO74P90 TXDOutput for Stepper Motor Controller channel 374P90 TXDGeneral purpose IO75P91DGeneral purpose IO	59 to 62	PWM1M1 PWM2P1	F	Output for Stepper Motor Controller channel 1
64 to 67PWM1M2 PWM2P2 PWM2M2FOutput for Stepper Motor Controller channel 269 to 72P84 to P87 PWM1P3 		P80 to P83		General purpose IO
69 to 72PWM1P3 PWM1M3 PWM2P3 PWM2M3FOutput for Stepper Motor Controller channel 374P90 TXDGeneral purpose IO TX output for CAN Interface75P91 P91DGeneral purpose IO General purpose IO	64 to 67	PWM1M2 PWM2P2	F	Output for Stepper Motor Controller channel 2
69 to 72       PWM1M3       F       Output for Stepper Motor Controller channel 3         PWM2P3       PWM2M3       F       Output for Stepper Motor Controller channel 3         74       P90       D       General purpose IO         74       TX       D       TX output for CAN Interface         75       P91       D       General purpose IO		P84 to P87		General purpose IO
74     D     TX       TX     TX output for CAN Interface       75     P91       D     General purpose IO	69 to 72	PWM1M3 PWM2P3	F	Output for Stepper Motor Controller channel 3
TX TX output for CAN Interface 75 D TX Output for CAN Interface	74	P90	D	General purpose IO
75 D	/4	ТХ	U	TX output for CAN Interface
RX RX RX input for CAN Interface	75	P91		General purpose IO
	/5	RX	U	RX input for CAN Interface

Pin no.	Pin name	Circuit type	Function
76	P92	D	General purpose IO
70	INT0	U	External interrupt input for INT0
78 to 80	P93 to P95	D	General purpose IO
70 10 00	INT1 to INT3	D	External interrupt input for INT1 to INT3
58, 68	DVcc	_	Dedicated power supply pins for the high current output buffers (Pin No. 54 to 72)
53, 63, 73	DVss		Dedicated ground pins for the high current output buffers (Pin No. 54 to 72)
34	AVcc	Power supply	Dedicated power supply pin for the A/D Converter
37	AVss	Power supply	Dedicated ground pin for the A/D Converter
35	AVRH	Power supply	Upper reference voltage input for the A/D Converter
36	AVRL	Power supply	Lower reference voltage input for the A/D Converter
49, 50	MD0 MD1	С	Operating mode selection input pins. These pins should be connected to $V_{\rm CC}$ or $V_{\rm SS}.$
51	MD2	Н	Operating mode selection input pin. This pin should be connected to $V_{\text{CC}}$ or $V_{\text{SS}}$ .
27	С		External capacitor pin. A capacitor of $0.1\mu$ F should be connected to this pin and Vss.
23, 84	Vcc	Power supply	Power supply pins (5.0 V).
11, 42, 81	Vss	Power supply	Ground pins (0.0 V).

### ■ I/O CIRCUIT TYPE



Circuit Type	Circuit	Remarks
F	Vcc P-ch High current	<ul> <li>CMOS high current output</li> <li>CMOS Hysteresis input</li> </ul>
G	R P-ch P-ch N-ch R R T T T T T	<ul> <li>CMOS output</li> <li>CMOS Hysteresis input</li> <li>TTL input (MB90F598/F598G, only in Flash mode)</li> </ul>
Н	R R R R	<ul> <li>Hysteresis input Pull-down Resistor: 50 Ω approx. (except MB90F598/F598G)</li> </ul>

### HANDLING DEVICES

#### (1) Make Sure that the Voltage not Exceed the Maximum Rating (to Avoid a Latch-up).

In CMOS ICs, a latch-up phenomenon is caused when an voltage exceeding V<sub>cc</sub> or an voltage below V<sub>ss</sub> is applied to input or output pins or a voltage exceeding the rating is applied across V<sub>cc</sub> and V<sub>ss</sub>. When a latch-up is caused, the power supply current may be dramatically increased causing resultant thermal break-down of devices. To avoid the latch-up, make sure that the voltage not exceed the maximum rating. In turning on/turning off the analog power supply, make sure the analog power voltage (AV<sub>cc</sub>, AVRH, DV<sub>cc</sub>) and analog input voltages not exceed the digital voltage (V<sub>cc</sub>).


#### (2) Treatment of Unused Pins

Unused input pins left open may cause abnormal operation, or latch-up leading to permanent damage. Unused input pins should be pulled up or pulled down through at least 2 k $\Omega$  resistance.

Unused input/output pins may be left open in output state, but if such pins are in input state they should be handled in the same way as input pins.

#### (3) Using external clock

In using the external clock, drive X0 pin only and leave X1 pin unconnected.




#### (4) Power supply pins (Vcc/Vss)

In products with multiple  $V_{cc}$  or  $V_{ss}$  pins, pins with the same potential are internally connected in the device to avoid abnormal operations including latch-up. However, you must connect the pins to an external power and a ground line to lower the electro-magnetic emission level, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total current rating (See the figure below.)

Make sure to connect  $V_{cc}$  and  $V_{ss}$  pins via lowest impedance to power lines.

It is recommended to provide a bypass capacitor of around 0.1  $\mu$ F between V<sub>cc</sub> and V<sub>ss</sub> pins near the device.



#### (5) Pull-up/down resistors

The MB90595 Series does not support internal pull-up/down resistors. Use external components where needed.

#### (6) Crystal Oscillator Circuit

Noises around X0 or X1 pins may cause abnormal operations. Make sure to provide bypass capacitors via shortest distance from X0, X1 pins, crystal oscillator (or ceramic resonator) and ground lines, and make sure that lines of oscillation circuit not cross the lines of other circuits.

A printed circuit board artwork surrounding the X0 and X1 pins with ground area for stabilizing the operation is highly recommended.

#### (7) Turning-on Sequence of Power Supply to A/D Converter and Analog Inputs

Make sure to turn on the A/D converter power supply (AVcc, AVRH, AVRL) and analog inputs (AN0 to AN7) after turning-on the digital power supply (Vcc).

Turn-off the digital power after turning off the A/D converter supply and analog inputs. In this case, make sure that the voltage does not exceed AVRH or AVcc (turning on/off the analog and digital power supplies simultaneously is acceptable).

#### (8) Connection of Unused Pins of A/D Converter

Connect unused pins of A/D converter to AVcc = Vcc, AVss = AVRH = DVcc = Vss.

#### (9) N.C. Pin

The N.C. (internally connected) pin must be opened for use.

#### (10) Notes on Energization


To prevent the internal regulator circuit from malfunctioning, set the voltage rise time during energization at 50  $\mu$ s or more (0.2 V to 2.7 V).


#### (11) Indeterminate outputs from ports 0 and 1 (MB90598/F598/V595/V595G only)

During oscillation setting time of step-down circuit (during a power-on reset) after the power is turned on, the outputs from ports 0 and 1 become following state.

- If RST pin is "H", the outputs become indeterminate.
- If  $\overline{\text{RST}}$  pin is "L", the outputs become high-impedance.

Pay attention to the port output timing shown as follow.





#### (12) Initialization

The device contains internal registers which are initialized only by a power-on reset. To initialize these registers, please turn on the power again.

#### (13) Directions of "DIV A, Ri" and "DIVW A, RWi" instructions

In the signed multiplication and division instructions ("DIV A, Ri" and "DIVW A, RWi"), the value of the corresponding bank register (DTB, ADB, USB, SSB) is set in "00<sub>H</sub>".

If the values of the corresponding bank register (DTB,ADB,USB,SSB) are set to other than "00H", the remainder by the execution result of the instruction is not stored in the register of the instruction operand.


#### (14) Using REALOS

The use of El<sup>2</sup>OS is not possible with the REALOS real time operating system.

#### (15) Caution on Operations during PLL Clock Mode


If the PLL clock mode is selected in the microcontroller, it may attempt to continue the operation using the freerunning frequency of the automatic oscillating circuit in the PLL circuitry even if the oscillator is out of place or the clock input is stopped. Performance of this operation, however, cannot be guaranteed.

### BLOCK DIAGRAM



### MEMORY SPACE

The memory space of the MB90595 Series is shown below



Memory space map

Note: The ROM data of bank FF is reflected in the upper address of bank 00, realizing effective use of the C compiler small model. The lower 16-bit of bank FF and the lower 16-bit of bank 00 are assigned to the same address, enabling reference of the table on the ROM without stating "far". For example, if an attempt has been made to access 00C000H, the contents of the ROM at FFC000H are accessed. Since the ROM area of the FF bank exceeds 48 Kbytes, the whole area cannot be reflected in the image for the 00 bank. The ROM data at FF4000H to FFFFFH looks, therefore, as if it were the image for 004000H to 00FFFFH. Thus, it is recommended that the ROM data table be stored in the area of FF4000H to FFFFFH.

### ■ I/O MAP

Address	Register	Abbreviation	Access	Peripheral	Initial value
00н	Port 0 Data Register	PDR0	R/W	Port 0	XXXXXXXXB
01н	Port 1 Data Register	PDR1	R/W	Port 1	XXXXXXXXB
02н	Port 2 Data Register	PDR2	R/W	Port 2	XXXXXXXXB
03н	Port 3 Data Register	PDR3	R/W	Port 3	XXXXXXXXB
04н	Port 4 Data Register	PDR4	R/W	Port 4	XXXXXXXXB
05н	Port 5 Data Register	PDR5	R/W	Port 5	XXXXXXXXB
06н	Port 6 Data Register	PDR6	R/W	Port 6	XXXXXXXXB
07н	Port 7 Data Register	PDR7	R/W	Port 7	XXXXXXXXB
08н	Port 8 Data Register	PDR8	R/W	Port 8	XXXXXXXXB
09н	Port 9 Data Register	PDR9	R/W	Port 9	XXXXXXB
0Ан to 0Fн		Reserv	ved		
10н	Port 0 Direction Register	DDR0	R/W	Port 0	00000000
11н	Port 1 Direction Register	DDR1	R/W	Port 1	00000000
12н	Port 2 Direction Register	DDR2	R/W	Port 2	00000000
13н	Port 3 Direction Register	DDR3	R/W	Port 3	00000000
<b>14</b> H	Port 4 Direction Register	DDR4	R/W	Port 4	00000000
<b>15</b> н	Port 5 Direction Register	DDR5	R/W	Port 5	00000000
<b>16</b> н	Port 6 Direction Register	DDR6	R/W	Port 6	00000000
<b>17</b> н	Port 7 Direction Register	DDR7	R/W	Port 7	00000000
<b>18</b> н	Port 8 Direction Register	DDR8	R/W	Port 8	00000000
<b>19</b> н	Port 9 Direction Register	DDR9	R/W	Port 9	000000в
1Ан		Reserv	ved		
1Bн	Analog Input Enable Register	ADER	R/W	Port 6, A/D	11111111 <sub>B</sub>
1Cн to 1Fн		Reserv	ved		
20н	Serial Mode Control Register 0	UMC0	R/W		00000100в
21н	Serial status Register 0	USR0	R/W		0001000в
22н	Serial Input/Output Data Register 0	UIDR0/ UODR0	R/W	UART0	XXXXXXXXB
23н	Rate and Data Register 0	URD0	R/W		000000Хв
24н	Serial Mode Register 1	SMR1	R/W		00000000
25н	Serial Control Register 1	SCR1	R/W		00000100в
26н	Serial Input/Output Data Register 1	SIDR1/ SODR1	R/W	UART1	XXXXXXXX
27н	Serial Status Register 1	SSR1	R/W		00001_00в
28н	UART1 Prescaler Control Register	U1CDCR	R/W		01111в

Address	Register	Abbreviation	Access	Peripheral	Initial value
29н to 2Ан		Reserve	d		
2Вн	Serial IO Prescaler	SCDCR	R/W		01111в
2Сн	Serial Mode Control Register (low-order)	SMCS	R/W		0000в
2Dн	Serial Mode Control Register (high-order)	SMCS	R/W	Serial IO	00000010в
2Ен	Serial Data Register	SDR	R/W		XXXXXXXXB
2 <b>F</b> н	Edge Selector	SES	R/W		0в
30н	External Interrupt Enable Register	ENIR	R/W		00000000
31н	External Interrupt Request Register	EIRR	R/W		XXXXXXXXB
32н	External Interrupt Level Register	ELVR	R/W	External Interrupt	00000000
33н	External Interrupt Level Register	ELVR	R/W		00000000
34н	A/D Control Status Register 0	ADCS0	R/W		00000000
35н	A/D Control Status Register 1	ADCS1	R/W	A/D Converter	00000000
36н	A/D Data Register 0	ADCR0	R	A/D Converter	XXXXXXXXB
37н	A/D Data Register 1	ADCR1	R/W		00001_XXв
38н	PPG0 Operation Mode Control Register	PPGC0	R/W	16-bit Program-	0_000_1в
39н	PPG1 Operation Mode Control Register	PPGC1	R/W	mable Pulse Generator 0/1	0_00001в
ЗАн	PPG0, 1 Output Pin Control Register	PPG01	R/W		000000в
3Вн		Reserve	d		
3Сн	PPG2 Operation Mode Control Register	PPGC2	R/W	16-bit Program-	0_000_1в
<b>3D</b> н	PPG3 Operation Mode Control Register	PPGC3	R/W	mable Pulse	0_00001в
3Ен	PPG2, 3 Output Pin Control Register	PPG23	R/W	Generator 2/3	000000B
<b>3F</b> н		Reserve	d		·
40н	PPG4 Operation Mode Control Register	PPGC4	R/W	16-bit Program-	0_000_1в
<b>41</b> н	PPG5 Operation Mode Control Register	PPGC5	R/W	mable Pulse	0_00001в
42н	PPG4, 5 Output Pin Control Register	PPG45	R/W	Generator 4/5	000000в
43н		Reserve	d		
<b>44</b> H	PPG6 Operation Mode Control Register	PPGC6	R/W	16-bit Program-	0_000_1в
<b>45</b> н	PPG7 Operation Mode Control Register	PPGC7	R/W	mable Pulse	0_00001в
<b>46</b> H	PPG6, 7 Output Pin Control Register	PPG67	R/W	Generator 6/7	000000B
47н		Reserve	d		
<b>48</b> H	PPG8 Operation Mode Control Register	PPGC8	R/W	16-bit Program-	0_000_1в
<b>4</b> 9н	PPG9 Operation Mode Control Register	PPGC9	R/W	mable Pulse	0_00001в
4Aн	PPG8, 9 Output Pin Control Register	PPG89	R/W	Generator 8/9	000000в
4Bн		Reserve	d	•	

Address	Register	Abbreviation	Access	Peripheral	Initial value
4Сн	PPGA Operation Mode Control Register	PPGCA	R/W	16-bit	$0 \_ 0 0 0 0 \_ 1_B$
<b>4</b> Dн	PPGB Operation Mode Control Register	PPGCB	R/W	Programmable Pulse	$0 \_ 0 0 0 0 0 1_B$
<b>4</b> Ен	PPGA, B Output Pin Control Register	PPGAB	R/W	Generator A/B	$0\ 0\ 0\ 0\ 0\ 0\ \_B$
<b>4</b> Fн		Reserved			•
50н	Timer Control Status Register 0	TMCSR0	R/W		$0\; 0\; 0\; 0\; 0\; 0\; 0\; 0_{\rm B}$
51н	Timer Control Status Register 0	TMCSR0	R/W		0 0 0 0 <sub>B</sub>
52н	Timer 0/Reload Register 0	TMR0/ TMRLR0	R/W	16-bit Reload Timer 0	XXXXXXXXAB
53н	Timer 0/Reload Register 0	TMR0/ TMRLR0	R/W		XXXXXXXX
54 <sub>H</sub>	Timer Control Status Register 1	TMCSR1	R/W		$0\; 0\; 0\; 0\; 0\; 0\; 0\; 0_{\rm B}$
55н	Timer Control Status Register 1	TMCSR1	R/W	16-bit Reload Timer 1	0 0 0 0 <sub>B</sub>
56н	Timer Register 1/Reload Register 1	TMR1/ TMRLR1	R/W		XXXXXXXX
57н	Timer Register 1/Reload Register 1	TMR1/ TMRLR1	R/W		XXXXXXXX <sub>B</sub>
58н	Output Compare Control Status Register 0	OCS0	R/W	Output Compare 0/1	$0\ 0\ 0\ 0\ \_\ 0\ 0_B$
59н	Output Compare Control Status Register 1	OCS1	R/W		$\_\_\_00000_{B}$
5Ан	Output Compare Control Status Register 2	OCS2	R/W	Output	$0\ 0\ 0\ 0\ \_\ 0\ 0_{\rm B}$
5 <b>В</b> н	Output Compare Control Status Register 3	OCS3	R/W	Compare 2/3	$\_\_\_00000_{B}$
<b>5С</b> н	Input Capture Control Status Register 0/1	ICS01	R/W	Input Capture 0/1	$0\; 0\; 0\; 0\; 0\; 0\; 0\; 0_{\rm B}$
5Dн	Input Capture Control Status Register 2/3	ICS23	R/W	Input Capture 2/3	$0\; 0\; 0\; 0\; 0\; 0\; 0\; 0_{\rm B}$
<b>5</b> Ен	PWM Control Register 0	PWC0	R/W	Stepping Motor Controller 0	$0\ 0\ 0\ 0\ 0\ 0\ _{}0^{\scriptscriptstyle B}$
5 <b>F</b> н		Reserved			
60н	PWM Control Register 1	PWC1	R/W	Stepping Motor Controller 1	0 0 0 0 0 0 0 <sub>B</sub>
61н		Reserved			
62н	PWM Control Register 2	PWC2	R/W	Stepping Motor Controller 2	0 0 0 0 0 0 <sub>B</sub>
63н	Reserved				
64н	PWM Control Register 3	PWC3	R/W	Stepping Motor Controller 3	0 0 0 0 0 0 <sub>B</sub>
65н	Reserved				
66н	Timer Data Register (low-order)	TCDT	R/W		$0\; 0\; 0\; 0\; 0\; 0\; 0\; 0_{\rm B}$
67н	Timer Data Register (high-order)	TCDT	R/W	IO Timer	00000000 <sub>B</sub>
68н	Timer Control Status Register	TCCS	R/W		0 0 0 0 0 0 0 0 0 <sub>B</sub>
69н to 6Ен		Reserved	 	-	

Address	Register	Abbreviation	Access	Peripheral	Initial value
6 <b>F</b> н	ROM Mirror Function Selection Register	ROMM	R/W	ROM Mirror	1в
70н	PWM1 Compare Register 0	PWC10	R/W		XXXXXXXXAB
71н	PWM2 Compare Register 0	PWC20	R/W	Stepping Motor	XXXXXXXXB
72н	PWM1 Select Register 0	PWS10	R/W	Controller 0	000000 <sub>B</sub>
73н	PWM2 Select Register 0	PWS20	R/W		$-0000000_{B}$
74н	PWM1 Compare Register 1	PWC11	R/W		XXXXXXXXB
75н	PWM2 Compare Register 1	PWC21	R/W	Stepping Motor	XXXXXXXXAB
76н	PWM1 Select Register 1	PWS11	R/W	Controller 1	$\_ \_ 0 \ 0 \ 0 \ 0 \ 0 \ 0_B$
77н	PWM2 Select Register 1	PWS21	R/W		$-0000000_{B}$
<b>78</b> н	PWM1 Compare Register 2	PWC12	R/W		XXXXXXXXB
79н	PWM2 Compare Register 2	PWC22	R/W	Stepping Motor	XXXXXXXXB
7Ан	PWM1 Select Register 2	PWS12	R/W	Controller 2	$\_ 0 0 0 0 0 0_B$
<b>7</b> Вн	PWM2 Select Register 2	PWS22	R/W		$-0000000_{B}$
7Сн	PWM1 Compare Register 3	PWC13	R/W		XXXXXXXXB
<b>7D</b> н	PWM2 Compare Register 3	PWC23	R/W	Stepping Motor Controller 3	XXXXXXXXB
<b>7</b> Ен	PWM1 Select Register 3	PWS13	R/W		$\_ 0 0 0 0 0 0_B$
<b>7</b> Fн	PWM2 Select Register 3	PWS23	R/W		$-0000000_{B}$
80н to 8Fн	CAN Controller.	Refer to section	about C/	AN Controller	
90н to 9Dн		Reserved	1		
9Eн	Program Address Detection Control Status Register	PACSR	R/W	Address Match Detection Function	0 0 0 0 0 0 0 0 0 <sub>B</sub>
9 <b>F</b> н	Delayed Interrupt/Request Register	DIRR	R/W	Delayed Interrupt	0B
А0н	Low-Power Mode Control Register	LPMCR	R/W	Low Power Controller	00011000в
А1н	Clock Selection Register	CKSCR	R/W	Low Power Controller	1111100в
A2H to A7H	Reserved				
А8н	Watchdog Timer Control Register	WDTC	R/W	Watchdog Timer	XXXXX 1 1 1 <sub>B</sub>
А9н	Time Base Timer Control Register	TBTC	R/W	Time Base Timer	$1_000100_{B}$
AAH to ADH		Reserved	1		1
AEн	Flash Memory Control Status Register (MB90F598/F598G only. Otherwise reserved)	FMCS	R/W	Flash Memory	0 0 0 X 0 0 0 0 <sub>B</sub>
AFн		Reserved	1		

Address	Register	Abbreviation	Access	Peripheral	Initial value
В0н	Interrupt Control Register 00	ICR00	R/W		$0\ 0\ 0\ 0\ 0\ 1\ 1\ 1_{\rm B}$
В1н	Interrupt Control Register 01	ICR01	R/W	<ul> <li>Peripheral</li> <li>Interrupt controller</li> <li>Interrupt contrupt controller</li></ul>	$0\ 0\ 0\ 0\ 0\ 1\ 1\ 1_{\rm B}$
В2н	Interrupt Control Register 02	ICR02	R/W	interrupt controller	$0\ 0\ 0\ 0\ 0\ 1\ 1\ 1_{\rm B}$
ВЗн	Interrupt Control Register 03	ICR03	R/W		$0\ 0\ 0\ 0\ 0\ 1\ 1\ 1_{\rm B}$
В4н	Interrupt Control Register 04	ICR04	R/W		$0\ 0\ 0\ 0\ 0\ 1\ 1\ 1_{\rm B}$
В5н	Interrupt Control Register 05	ICR05	R/W		$0\ 0\ 0\ 0\ 0\ 1\ 1\ 1_{\rm B}$
В6н	Interrupt Control Register 06	ICR06	R/W		$0\ 0\ 0\ 0\ 0\ 1\ 1\ 1_{\rm B}$
В7н	Interrupt Control Register 07	ICR07	R/W		$0\ 0\ 0\ 0\ 0\ 1\ 1\ 1_{\rm B}$
В8н	Interrupt Control Register 08	ICR08	R/W	- Interrupt controller	$0\ 0\ 0\ 0\ 0\ 1\ 1\ 1_{\rm B}$
В9н	Interrupt Control Register 09	ICR09	R/W		$0\ 0\ 0\ 0\ 0\ 1\ 1\ 1_{\rm B}$
ВАн	Interrupt Control Register 10	ICR10	R/W		$0\ 0\ 0\ 0\ 0\ 1\ 1\ 1_{\rm B}$
ВВн	Interrupt Control Register 11	ICR11	R/W		$0\ 0\ 0\ 0\ 0\ 1\ 1\ 1_{\rm B}$
ВСн	Interrupt Control Register 12	ICR12	R/W		$0\ 0\ 0\ 0\ 0\ 1\ 1\ 1_{\rm B}$
BDн	Interrupt Control Register 13	ICR13	R/W		$0\ 0\ 0\ 0\ 0\ 1\ 1\ 1_{\rm B}$
ВЕн	Interrupt Control Register 14	ICR14	R/W		$0\ 0\ 0\ 0\ 0\ 1\ 1\ 1_{\rm B}$
BFн	Interrupt Control Register 15	ICR15	R/W		$0\ 0\ 0\ 0\ 0\ 1\ 1\ 1_{\rm B}$
COн to FFн		Resei	rved		
<b>1900</b> н	Reload Register L	PRLL0	R/W		XXXXXXXXAB
<b>1901</b> н	Reload Register H	PRLH0	R/W		XXXXXXXX <sub>B</sub>
<b>1902</b> н	Reload Register L	PRLL1	R/W		XXXXXXXXAB
<b>1903</b> н	Reload Register H	PRLH1	R/W		XXXXXXXX <sub>B</sub>
1904н	Reload Register L	PRLL2	R/W		XXXXXXXXB
<b>1905</b> н	Reload Register H	PRLH2	R/W		XXXXXXXXB
<b>1906</b> н	Reload Register L	PRLL3	R/W		XXXXXXXXB
<b>1907</b> н	Reload Register H	PRLH3	R/W		XXXXXXXXB
<b>1908</b> н	Reload Register L	PRLL4	R/W		XXXXXXXXB
<b>1909</b> н	Reload Register H	PRLH4	R/W	16-bit Programmable	XXXXXXXXB
<b>190А</b> н	Reload Register L	PRLL5	R/W	Pulse Generator 4/5	XXXXXXXXB
190Bн	Reload Register H	PRLH5	R/W		XXXXXXXXB
<b>190С</b> н	Reload Register L	PRLL6	R/W		XXXXXXXXB
190Dн	Reload Register H	PRLH6	R/W	16-bit Programmable	XXXXXXXXB
190Eн	Reload Register L	PRLL7	R/W	- Pulse Generator 6/7	XXXXXXXXAB
190Fн	Reload Register H	PRLH7	R/W		XXXXXXXXB

Address	Register	Abbreviation	Access	Peripheral	Initial value
1910н	Reload Register L	PRLL8	R/W		XXXXXXXX
<b>1911</b> н	Reload Register H	PRLH8	R/W	16-bit Programmable	XXXXXXXX
1912н	Reload Register L	PRLL9	R/W	Pulse Generator 8/9	XXXXXXXX
1913н	Reload Register H	PRLH9	R/W		XXXXXXXX
<b>1914</b> н	Reload Register L	PRLLA	R/W	16-bit Programmable	XXXXXXXXAB
<b>1915</b> н	Reload Register H	PRLHA	R/W	Pulse Generator A/B	XXXXXXXX
1916н	Reload Register L	PRLLB	R/W	16-bit Programmable	XXXXXXXX
<b>1917</b> н	Reload Register H	PRLHB	R/W	Pulse Generator A/B	XXXXXXXX
1918н to 191Fн		Re	served		
1920н	Input Capture Register 0 (low-order)	IPCP0	R	- Input Capture 0/1	XXXXXXXX
1921н	Input Capture Register 0 (high-order)	IPCP0	R		XXXXXXXX
1922н	Input Capture Register 1 (low-order)	IPCP1	R		XXXXXXXX
1923н	Input Capture Register 1 (high-order)	IPCP1	R		XXXXXXXX
1924н	Input Capture Register 2 (low-order)	IPCP2	R		XXXXXXXX
1925н	Input Capture Register 2 (high-order)	IPCP2	R		XXXXXXXX
1926н	Input Capture Register 3 (low-order)	IPCP3	R	Input Capture 2/3	XXXXXXXX
1927н	Input Capture Register 3 (high-order)	IPCP3	R		XXXXXXXX
<b>1928</b> н	Output Compare Register 0 (low-order)	OCCP0	R/W		XXXXXXXX
1929н	Output Compare Register 0 (high-order)	OCCP0	R/W	Output Compare 0/1	XXXXXXXX
192Ан	Output Compare Register 1 (low-order)	OCCP1	R/W		XXXXXXXX
192Bн	Output Compare Register 1 (high-order)	OCCP1	R/W		XXXXXXXX

Address	Register	Abbreviation	Access	Peripheral	Initial value				
192Cн	Output Compare Register 2 (low-order)	OCCP2	R/W		XXXXXXXX				
192Dн	Output Compare Register 2 (high-order)	OCCP2	R/W	Output Compare 2/2	XXXXXXXX <sub>B</sub>				
192Eн	Output Compare Register 3 (low-order)	OCCP3	R/W	Output Compare 2/3	XXXXXXXX				
192Fн	Output Compare Register 3 (high-order)	OCCP3	R/W		XXXXXXXX <sub>B</sub>				
1930н to 19FFн		Res	served						
1A00н to 1AFFн	CAN Cont	CAN Controller. Refer to section about CAN Controller							
1B00н to 1BFFн	CAN Controller. Refer to section about CAN Controller								
1C00н to 1EFFн	Reserved								
1FF0н	Program Address Detection Register 0 (low-order)				XXXXXXXX				
1FF1⊦	Program Address Detection Register 0 (middle-order)	PADR0	R/W		XXXXXXXX				
1FF2н	Program Address Detection Register 0 (high-order)			Address Match	XXXXXXXX				
1FF3⊦	Program Address Detection Register 1 (low-order)			Detection Function	XXXXXXXX				
1FF4 <sub>H</sub>	Program Address Detection Register 1 (middle-order)	PADR1	R/W		XXXXXXXX				
1FF5⊦	Program Address Detection Register 1 (high-order)				XXXXXXXX				
1FF6н to 1FFFн		Re	served						

Note: Initial value of "\_" represents unused bit; "X" represents unknown value. Addresses in the rage 0000H to 00FFH, which are not listed in the table, are reserved for the primary functions of the MCU. A read access to these reserved addresses results in reading "X", and any write access should not be performed.

### ■ CAN CONTROLLER

The CAN controller has the following features:

- Conforms to CAN Specification Version 2.0 Part A and B
  - Supports transmission/reception in standard frame and extended frame formats
- Supports transmission of data frames by receiving remote frames
- 16 transmitting/receiving message buffers
  - 29-bit ID and 8-byte data
    - Multi-level message buffer configuration
- Provides full-bit comparison, full-bit mask, acceptance register 0/acceptance register 1 for each message buffer as 1D acceptance mask
  - Two acceptance mask registers in either standard frame format or extended frame formats
- Bit rate programmable from 10 Kbit/s to 2 Mbit/s (when input clock is at 16 MHz)

Address	Register	Abbreviation	Access	Initial Value		
000080н	Magaza buffar valid register	BVALR	R/W	0000000 0000000в		
000081н	<ul> <li>Message buffer valid register</li> </ul>	DVALK	r/ v v			
000082н			R/W	0000000 0000000 <sub>в</sub>		
000083н	<ul> <li>Transmit request register</li> </ul>	TREQR	K/VV			
000084н		TCANR	W	0000000 0000000 <sub>в</sub>		
000085н	<ul> <li>Transmit cancel register</li> </ul>	TCANK	vv			
000086н	Transmit complete register	TCR	R/W	0000000 0000000 <sub>в</sub>		
000087н	<ul> <li>Transmit complete register</li> </ul>	ICK	K/VV			
000088н		RCR	R/W	0000000 0000000в		
000089н	Receive complete register	RCK	K/VV			
00008Ан	Bomoto request resoluting register	RRTRR	R/W	0000000 0000000в		
00008Bн	Remote request receiving register		r/ vv			
00008Сн		ROVRR	R/W	0000000 0000000 <sub>в</sub>		
00008Dн	Receive overrun register	ROVER	r/ vv			
00008Eн	Bossive interrupt enable register	RIER	R/W	0000000 0000000 <sub>в</sub>		
00008Fн	<ul> <li>Receive interrupt enable register</li> </ul>	RIER	r/ v v			
001В00н	Control status register	CSR	R/W, R	00000 00-1в		
001B01н	Control status register	CSK	r/vv, r	00000 00-TB		
001В02н	Leet event indicator register		R/W	000-000в		
001В03н	Last event indicator register	LEIR	Γ./ ٧ ν	000-000B		
001B04н	Pagaiva/transmit arrar aquatar	DIEC	D	0000000 000000-		
001B05н	Receive/transmit error counter	RTEC	R	00000000 0000000в		
001В06н	Dit timing register	DTD				
<b>001B07</b> н	Bit timing register	BTR	R/W	-1111111 11111111в		

List of Control Registers

Address	Register	Abbreviation	Access	Initial Value		
<b>001B08</b> н	IDE register	IDER	R/W	XXXXXXXX XXXXXXXX		
001B09н		IDER	11/00			
001B0Aн	- Transmit RTR register	TRTRR	R/W	0000000 0000000в		
001B0Bн			11/00	0000000 00000008		
001B0Cн	Remote frame receive waiting register	RFWTR	R/W	XXXXXXXX XXXXXXXX		
001B0Dн	- Remote frame receive waiting register					
001B0Eн	Transmit interrupt enable register	TIER	R/W	0000000 0000000в		
001B0Fн		HER				
001B10н				XXXXXXXX XXXXXXXX		
<b>001B11</b> н	Acceptance mask select register	AMSR	R/W			
001B12н	Acceptance mask select register			XXXXXXXX XXXXXXXX		
001B13н						
001B14н				XXXXXXXX XXXXXXXX		
001B15н	Acceptance mask register 0	AMR0	R/W			
001B16н	Acceptance mask register 0	AMRU	r///			
<b>001B17</b> н				XXXXX XXXXXXXXB		
001B18н						
001B19⊦	Acceptance mask register 1	AMR1	R/W	XXXXXXXXX XXXXXXXX		
001B1Aн			r./ VV			
001B1Bн	]			XXXXX XXXXXXXXB		

Address	Register	Abbreviation	Access	Initial Value
001А00н to 001А1Fн	General-purpose RAM		R/W	XXXXXXXXB to XXXXXXXB
001А20н 001А21н	_			XXXXXXXX XXXXXXXXB
001А21н 001А22н	ID register 0	IDR0	R/W	
001A23н				XXXXX XXXXXXXXB
001A24н				
001A25н			544	XXXXXXXX XXXXXXXXXXB
<b>001А26</b> н	ID register 1	IDR1	R/W	
<b>001А27</b> н				XXXXX XXXXXXXXB
001A28н				
001A29н				XXXXXXXX XXXXXXXXXXB
001А2Ан	- ID register 2	IDR2	R/W	
001A2Bн				XXXXX XXXXXXXXB
001A2Cн				XXXXXXXX XXXXXXXX
001A2Dн	ID register 3	IDR3	R/W	
001A2Eн				XXXXX XXXXXXXXB
001A2Fн				
<b>001А30</b> н	_	IDR4		XXXXXXXX XXXXXXXX
<b>001А31</b> н	ID register 4		R/W	100000000000000000000000000000000000000
001А32н				XXXXX XXXXXXXXB
001АЗЗн				700000 700000000
001A34н	_			XXXXXXXX XXXXXXXXX
001А35н	ID register 5	IDR5	R/W	
001А36н				XXXXX XXXXXXXX
001А37н				
001A38н				XXXXXXXX XXXXXXXX
001А39н	ID register 6	IDR6	R/W	
001АЗАн	-			XXXXX XXXXXXXXB
001А3Вн				
001АЗСн 001АЗDн				XXXXXXXX XXXXXXXXXXXB
001АЗDн 001АЗEн	ID register 7	IDR7	R/W	
001АЗЕн 001АЗFн	4			XXXXX XXXXXXXX <sub>B</sub>
50 I/ (0) H				(Continued

#### List of Message Buffers (ID Registers)

Address	Register	Abbreviation	Access	Initial Value		
001A40н				XXXXXXXX XXXXXXXXX		
001А41н	ID register 9	IDR8	R/W			
001А42н	ID register 8	IDRO	R/VV	XXXXX XXXXXXXXB		
001А43н				~~~~~ ~~~~~		
001А44н				XXXXXXXX XXXXXXXX		
001A45н	ID register 9	IDR9	R/W			
001A46н			1\/ VV	ХХХХХ ХХХХХХХХ		
<b>001A47</b> н						
001A48н				XXXXXXXX XXXXXXXX		
001A49н	ID register 10	IDR10	R/W			
001А4Ан				ХХХХХ ХХХХХХХХ		
001A4Bн						
001A4Cн				XXXXXXXX XXXXXXXX		
001A4Dн	ID register 11	IDR11	R/W			
001A4Eн			10,00	XXXXX XXXXXXXXB		
001A4Fн						
001A50н			R/W -	XXXXXXXX XXXXXXXX		
<b>001А51</b> н	ID register 12	IDR12				
<b>001А52</b> н		IDICI2		XXXXX XXXXXXXXB		
001А53н						
001A54н				XXXXXXXX XXXXXXXX		
001A55н	ID register 13	IDR13	R/W			
001A56н			, • •	ХХХХХ ХХХХХХХХ		
<b>001А57</b> н						
001A58н				XXXXXXXX XXXXXXXX		
001A59н	ID register 14	IDR14	R/W			
001А5Ан				XXXXX XXXXXXXXB		
001А5Вн						
001A5Cн	-			XXXXXXXX XXXXXXXXX		
001А5Dн	ID register 15	IDR15	R/W			
001A5Eн				XXXXX XXXXXXXXB		
001A5Fн						

Address	Register					
<b>001А60</b> н		DI ODO	DAA			
<b>001A61</b> н	DLC register 0	DLCR0	R/W	ХХХХв		
001А62н		DI OD4	DAA			
001А63н	DLC register 1	DLCR1	R/W	ХХХХв		
001A64н	DLC register 2		D AA/	VVVV-		
001А65н	DLC register 2	DLCR2	R/W	ХХХХв		
001А66н	DLC register 2		R/W	VVVV-		
<b>001А67</b> н	DLC register 3	DLCR3	R/ VV	ХХХХв		
<b>001А68</b> н	DLC register 4	DLCR4	R/W	ХХХХв		
001А69н	DLC register 4	DLCR4	R/ VV			
001А6Ан	DLC register 5	DLCR5	R/W	ХХХХв		
001A6Bн			1\/ VV			
001A6Cн	DLC register 6	DLCR6	R/W	XXXX <sub>B</sub>		
001A6Dн		DECINO	10/00	/////8		
001A6Eн	DLC register 7	DLCR7	R/W	ХХХХв		
001A6Fн		DEGRA	10/00			
001А70н	DLC register 8	DLCR8	R/W	XXXX		
001А71н		DEGING	10,00	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		
001А72н	DLC register 9	egister 9 DLCR9	R/W	ХХХХВ		
001А73н			10,00			
001А74н	DLC register 10	DLCR10	R/W	ХХХХВ		
001А75н						
001А76н	DLC register 11	DLCR11	R/W	ХХХХв		
001А77н						
001A78н	DLC register 12	DLCR12	R/W	ХХХХВ		
001A79н						
001А7Ан	DLC register 13	DLCR13	R/W	ХХХХв		
001А7Вн						
001А7Сн	DLC register 14	DLCR14	R/W	ХХХХв		
001A7Dн						
001А7Ен	DLC register 15	DLCR15	R/W	XXXX <sub>B</sub>		
001A7Fн						
001А80н to 001А87н	Data register 0 (8 bytes)	DTR0	R/W	XXXXXXXXB to XXXXXXXB		

List of Message Buffers (DLC Registers and Data Registers)

Address	Register	Abbreviation	Access	Initial Value		
001А88н to 001А8Fн	Data register 1 (8 bytes)	DTR1	R/W	XXXXXXXXB to XXXXXXXXB		
001А90н to 001А97н	Data register 2 (8 bytes)	DTR2	R/W	XXXXXXXXB to XXXXXXXXB		
001A98н to 001A9Fн	Data register 3 (8 bytes)	DTR3	R/W	XXXXXXXXB to XXXXXXXXB		
001AA0н to 001AA7н	Data register 4 (8 bytes)	DTR4	R/W	XXXXXXXXB to XXXXXXXXB		
001AA8н to 001AAFн	Data register 5 (8 bytes)	DTR5	R/W	XXXXXXXXB to XXXXXXXXB		
001AB0н to 001AB7н	Data register 6 (8 bytes)	DTR6	R/W	XXXXXXXXB to XXXXXXXXB		
001AB8н to 001ABFн	Data register 7 (8 bytes)	DTR7	R/W	XXXXXXXXB to XXXXXXXXB		
001AC0н to 001AC7н	Data register 8 (8 bytes)	DTR8	R/W	XXXXXXXXB to XXXXXXXXB		
001AC8н to 001ACFн	Data register 9 (8 bytes)	DTR9	R/W	XXXXXXXXB to XXXXXXXXB		
001AD0н to 001AD7н	Data register 10 (8 bytes)	DTR10	R/W	XXXXXXXXB to XXXXXXXXB		
001AD8н to 001ADFн	Data register 11 (8 bytes)	DTR11	R/W	XXXXXXXXB to XXXXXXXXB		
001АЕ0н to 001АЕ7н	Data register 12 (8 bytes)	DTR12	R/W	XXXXXXXXB to XXXXXXXXB		
001АЕ8н to 001АЕГн	Data register 13 (8 bytes)	DTR13	R/W	XXXXXXXXB to XXXXXXXXB		
001AF0н to 001AF7н	Data register 14 (8 bytes)	DTR14	R/W	XXXXXXXXB to XXXXXXXXB		
001AF8н to 001AFFн	Data register 15 (8 bytes)	DTR15	R/W	XXXXXXXXB to XXXXXXXXB		

### ■ INTERRUPT MAP

	El <sup>2</sup> OS	Interru	pt vector	Interrupt control register		
Interrupt source	clear	Number	Address	Number	Address	
Reset	N/A	# 08	FFFFDCH			
INT9 instruction	N/A	# 09	FFFFD8H			
Exception	N/A	# 10	FFFFD4H			
CAN RX	N/A	# 11	FFFFD0H	ICR00	0000В0н	
CAN TX/NS	N/A	# 12	<b>FFFFCC</b> <sub>H</sub>	ICKUU	UUUUDUH	
External Interrupt (INT0/INT1)	*1	# 13	FFFFC8H	ICR01	0000B1н	
Time Base Timer	N/A	# 14	FFFFC4 <sub>H</sub>	ICRUI	UUUUDIH	
16-bit Reload Timer 0	*1	# 15	FFFFC0H	ICR02	0000В2н	
8/10-bit A/D Converter	*1	# 16	<b>FFFFBC</b> H	IGRUZ	UUUUDZH	
I/O Timer	N/A	# 17	FFFFB8H	ICR03	0000ВЗн	
External Interrupt (INT2/INT3)	*1	# 18	FFFFB4H	10803	UUUUDSH	
Serial I/O	*1	# 19	FFFFB0H	ICR04	0000P4	
External Interrupt (INT4/INT5)	*1	# 20	<b>FFFFAC</b> H	10K04	0000B4н	
Input Capture 0	*1	# 21	FFFFA8H	ICR05	0000B5н	
8/16-bit PPG 0/1	N/A	# 22	FFFFA4H	10K00	UUUUDOH	
Output Compare 0	*1	# 23	FFFFA0H	ICR06	0000 <b>В6</b> н	
8/16-bit PPG 2/3	N/A	# 24	FFFF9CH		UUUUDOH	
External Interrupt (INT6/INT7)	*1	# 25	FFFF98н	ICR07	0000 <b>B7</b> н	
Input Capture 1	*1	# 26	FFFF94н		0000071	
8/16-bit PPG 4/5	N/A	# 27	FFFF90H	ICR08	0000B8н	
Output Compare 1	*1	# 28	FFFF8CH		UUUUDOH	
8/16-bit PPG 6/7	N/A	# 29	FFFF88н	ICR09	0000В9н	
Input Capture 2	*1	# 30	FFFF84н	10109	0000034	
8/16-bit PPG 8/9	N/A	# 31	FFFF80н	ICR10	0000ВАн	
Output Compare 2	*1	# 32	FFFF7CH		UUUUDAH	
Input Capture 3	*1	# 33	FFFF78⊦	ICR11	0000ВВн	
8/16-bit PPG A/B	N/A	# 34	FFFF74 <sub>H</sub>		0000DDH	
Output Compare 3	*1	# 35	FFFF70н	ICR12	0000ВСн	
16-bit Reload Timer 1	*1	# 36	FFFF6CH	101(12	0000DCH	
UART 0 RX	*2	# 37	FFFF68⊦	ICR13	0000BDн	
UART 0 TX	*1	# 38	FFFF64⊦			
UART 1 RX	*2	# 39	FFFF60н	ICR14	0000BEн	
UART 1 TX	*1	# 40	FFFF5CH		UUUUDLH	
Flash Memory	N/A	# 41	FFFF58⊦	ICR15	0000BFн	
Delayed interrupt	N/A	# 42	FFFF54H			

\*1: The interrupt request flag is cleared by the El<sup>2</sup>OS interrupt clear signal.

\*2: The interrupt request flag is cleared by the El<sup>2</sup>OS interrupt clear signal. A stop request is available.

N/A:The interrupt request flag is not cleared by the EI<sup>2</sup>OS interrupt clear signal.

- Notes: For a peripheral module with two interrupt for a single interrupt number, both interrupt request flags are cleared by the El<sup>2</sup>OS interrupt clear signal.
  - At the end of El<sup>2</sup>OS, the El<sup>2</sup>OS clear signal will be asserted for all the interrupt flags assigned to the same interrupt number. If one interrupt flag starts the El<sup>2</sup>OS and in the meantime another interrupt flag is set by hardware event, the later event is lost because the flag is cleared by the El<sup>2</sup>OS clear signal caused by the first event. So it is recommended not to use the El<sup>2</sup>OS for this interrupt number.
  - If El<sup>2</sup>OS is enabled, El<sup>2</sup>OS is initiated when one of the two interrupt signals in the same interrupt control
    register (ICR) is asserted. This means that different interrupt sources share the same El<sup>2</sup>OS Descriptor
    which should be unique for each interrupt source. For this reason, when one interrupt source uses the
    El<sup>2</sup>OS, the other interrupt should be disabled.

### ELECTRICAL CHARACTERISTICS

#### 1. Absolute Maximum Ratings

(Vss = AVss = 0.0 V)

Devementer	Cumb al	Rat	ting	Unit	(VSS = AVSS = 0.0 V) Remarks
Parameter	Symbol	Min	Max	Unit	Remarks
	Vcc	Vss - 0.3	Vss + 6.0	V	
	AVcc	Vss - 0.3	Vss + 6.0	V	Vcc = AVcc *1
Power supply voltage	AVRH, AVRL	Vss - 0.3	Vss + 6.0	V	$AV_{CC} \ge AVRH/L,$ $AVRH \ge AVRL$ *1
	DVcc	Vss - 0.3	Vss + 6.0	V	Vcc ≥ DVcc
Input voltage	Vi	Vss - 0.3	Vss + 6.0	V	*2
Output voltage	Vo	Vss-0.3	Vss + 6.0	V	*2
Maximum Clamp Current	CLAMP	-2.0	2.0	mA	*6
Maximum Total Clamp Current			20	mA	*6
"L" level Max. output current	OL1	_	15	mA	Normal output *3
"L" level Avg. output current	OLAV1		4	mA	Normal output, average value *4
"L" level Max. output current	OL2	_	40	mA	High current output *3
"L" level Avg. output current	OLAV2	—	30	mA	High current output, average value *4
"L" level Max. overall output current	∑lol1	_	100	mA	Total normal output
"L" level Max. overall output current	∑lol2	—	330	mA	Total high current output
"L" level Avg. overall output current	$\sum$ IOLAV1	—	50	mΑ	Total normal output, average value *5
"L" level Avg. overall output current	$\sum$ Iolav2	—	250	mA	Total high current output, average value *5
"H" level Max. output current	Он1	_	-15	mΑ	Normal output *3
"H" level Avg. output current	OHAV1	_	-4	mA	Normal output, average value *4
"H" level Max. output current	Он2	_	-40	mA	High current output *3
"H" level Avg. output current	OHAV2	—	-30	mA	High current output, average value *4
"H" level Max. overall output current	∑Іон1	—	-100	mΑ	Total normal output
"H" level Max. overall output current	∑Іон₂	—	-330	mΑ	Total high current output
"H" level Avg. overall output current	$\sum$ IOHAV1	—	-50	mA	Total normal output, average value *5
"H" level Avg. overall output current	∑Iohav2	_	-250	mA	Total high current output, average value *5
Power consumption	PD		500	mW	MB90F598/F598G
	ΓU		400	mW	MB90598/598G
Operating temperature	TA	-40	+85	°C	
Storage temperature	Tstg	-55	+150	°C	

\*1: AVcc, AVRH, AVRL and DVcc shall not exceed Vcc. AVRH and AVRL shall not exceed AVcc. Also, AVRL shall never exceed AVRH.

\*2: V<sub>I</sub> and V<sub>0</sub> should not exceed V<sub>CC</sub> + 0.3V. V<sub>I</sub> should not exceed the specified ratings. However if the maximum current to/from an input is limited by some means with external components, the I<sub>CLAMP</sub> rating supersedes the V<sub>I</sub> rating.


\*3: The maximum output current is a peak value for a corresponding pin.

\*4: Average output current is an average current value observed for a 100 ms period for a corresponding pin.

\*5: Total average current is an average current value observed for a 100 ms period for all corresponding pins.

#### (Continued)

- \*6: Applicable to pins : P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P70 to P77, P80 to P87, P90 to P95
  - Use within recommended operating conditions.
  - Use at DC voltage (current) .
  - The +B signal should always be applied with a limiting resistance placed between the +B signal and the microcontroller.
  - The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
  - Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the Vcc pin, and this may affect other devices.
  - Note that if a +B signal is input when the microcontroller current is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
  - Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the power-on result.
  - Care must be taken not to leave the +B input pin open.
  - Note that analog system input/output pins other than the A/D input pins (LCD drive pins, comparator input pins, etc.) cannot accept +B signal input.
  - Sample recommended circuits :



Note: Average output current = operating current  $\times$  operating efficiency

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

#### 2. Recommended Conditions

(Vss = AVss = 0.0 V)


Parameter	Symbol	Value			Unit	Remarks		
Farameter	Symbol	Min	Тур	Max	Unit	itematiks		
Power supply voltage	Vcc	4.5	5.0	5.5	V	Under normal operation		
Fower supply vollage	AVcc	3.0		5.5	V	Maintains RAM data in stop mode		
Smooth capacitor	Cs	0.022	0.1	1.0	μF	*		
Operating temperature	TA	-40		+85	°C			

\*: Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The smoothing capacitor to be connected to the Vcc pin must have a capacitance value higher than Cs.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.



### 3. DC Characteristics

	Sym-				Value			_
Parameter	bol	Pin name	Condition	Min	Тур	Max	Unit	Remarks
Input H voltage	VIHS	CMOS hysteresis input pin	_	0.8 Vcc	_	Vcc +0.3	V	
input n voltage	Vінм	MD input pin	_	Vcc – 0.3		Vcc +0.3	V	
Input L voltage	Vils	CMOS hysteresis input pin	_	V <sub>ss</sub> – 0.3	_	0.2 Vcc	V	
input L voltage	VILM	MD input pin	_	V <sub>ss</sub> – 0.3		Vss +0.3	V	
Output H voltage	Vон1	Output pins except P70 to P87	Vcc = 4.5 V, Іон1 = -4.0 mA	Vcc – 0.5	_	_	V	
Output H voltage	Vон2	P70 to P87	Vcc = 4.5 V, Іон2 = -30.0 mA	Vcc – 0.5			V	
Output L voltage	Vol1	Output pins except P70 to P87	Vcc = 4.5 V, Iol1 = 4.0 mA	_	_	0.4	V	
Output L voltage	Vol2	P70 to P87	Vcc = 4.5 V, IoL2 = 30.0 mA	_	_	0.5	V	
Input leak current	lι∟		Vcc = 5.5 V, Vss < Vı < Vcc	-5	_	5	μA	
	lcc	c Internal fr 16 M	Vcc = 5.0 V±10%, Internal frequency:		35	60	mA	MB90598, MB90598G
			16 MHz, At normal operating	—	50	90	mA	MB90F598
				—	40	60	mA	MB90F598G
	lccs		Vcc = 5.0 V±10%, Internal frequency: 16 MHz, At sleep	_	11	18	mA	
Power supply current *	Істѕ	Vcc	Vcc = 5.0 V±1%, Internal frequency: 2 MHz, At timer mode	_	0.3	0.6	mA	
	Іссн		$V_{CC} = 5.0 V \pm 10\%,$ At stop, $T_A = 25^{\circ}C$	_	_	20	μA	
	Іссн2		Vcc = 5.0 V±10%, At Hardware stand- by mode,			20	μA	MB90598, MB90598G, MB90F598
			$T_A = 25^{\circ}C$	_	50	100	μA	MB90F598G

(Continued)

$(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ V}_{SS} = \text{AV}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C})$								
Parameter	Sym- bol	Pin name	Condition	Value			Unit	Remarks
				Min	Тур	Max	Unit	Remarks
Input capacity	Cin	Other than C, AVcc, AVss, AVRH, AVRL, Vcc, Vss, DVcc, DVss, P70 to P87	_	_	5	15	pF	
		P70 to P87	_		15	30	pF	
Pull-up resistance	Rup	RST	_	25	50	100	kΩ	
Pull-down resistance	RDOWN	MD2		25	50	100	kΩ	


\*: The power supply current testing conditions are when using the external clock.


### 4. AC Characteristics

### (1) Clock Timing


(Vcc = 5.0 V±10%, Vss =							= 0.0 V, $T_A = -40 \ ^{\circ}C$ to +85 $^{\circ}C$ )
Parameter	Symbol	Pin name		Value		Unit	Remarks
Farameter	Symbol	FIII Haille	Min	Тур	Max	Unit	Rellidiks
Oscillation frequency	fc	X0, X1	3	—	16	MHz	
Oscillation cycle time	<b>t</b> CYL	X0, X1	62.5	—	333	ns	
Frequency deviation with PLL *	Δf	—	_	_	5	%	
Input clock pulse width	Pwh, Pwl	X0	10	—	_	ns	Duty ratio is about 30 to 70%.
Input clock rise and fall time	tcr, tcf	X0	_	—	5	ns	When using external clock
Machine clock frequency	fср	—	1.5	—	16	MHz	
Machine clock cycle time	<b>t</b> CP	_	62.5	_	666	ns	


\*: Frequency deviation indicates the maximum frequency difference from the target frequency when using a multiplied clock.







### Example of Oscillation circuit







AC characteristics are set to the measured reference voltage values below.




#### (2) Reset and Hardware Standby Input

		$(Vcc = 5.0 V \pm 10\%, V)$	ss = AVss	s = 0.0 V, T <sub>A</sub> = -40 °C to +85 °C)			
Parameter	Symbol	Pin name Value		Value		Remarks	
Falameter	Symbol	Finnanie	Min	Max	Unit	reillaiks	
			16 t <sub>CP</sub> *1		ns	Under normal operation	
Reset input time	<b>t</b> rstl	RST	Oscillation time of oscillator <sup>*2</sup> + 16 $t_{CP}^{*1}$		ms	In stop mode	
			16 t <sub>CP</sub> *1		ns	Under normal operation	
Hardware standby input time	<b>t</b> HSTL	HST	Oscillation time of oscillator <sup>*2</sup> + 16 $t_{CP}^{*1}$		ms	In stop mode	

\*1: "tcp" represents one cycle time of the machine clock.

No reset can fully initialize the Flash Memory if it is performing the automatic algorithm.

\*2: Oscillation time of oscillator is time that the amplitude reached the 90%. In the crystal oscillator, the oscillation time is between several ms to tens of ms. In FAR / ceramic oscillator, the oscillation time is between hundreds of μs to several ms. In the external clock, the oscillation time is 0 ms.




#### (3)Power On Reset

	$(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ V}_{SS} = \text{AV}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}$										
Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks				
Farameter	Symbol	Fininame	Condition	Min	Max	Unit	Remarks				
Power on rise time	tR	Vcc		0.05	30	ms	*				
Power off time	toff	Vcc		50		ms	Due to repetitive operation				

\*: Vcc must be kept lower than 0.2 V before power-on.

Notes: • The above values are used for creating a power-on reset.

• Some registers in the device are initialized only upon a power-on reset. To initialize these register, turn on the power supply using the above values.




### (4) UART0/1, Serial I/O Timing


$(V_{cc} = 5.0 \text{ V} \pm 10\%, \text{ Vss} = \text{AVss} = 0.0 \text{ V}, \text{ T}_{\text{A}} = -40 ^{\circ}\text{C} \text{ t}_{\text{A}}$							
Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
Falanciel	Symbol	Finnanie	Condition	Min	Max	Onit	itellia ks
Serial clock cycle time	<b>t</b> scyc	SCK0 to SCK2		<b>8 t</b> CP	_	ns	
$SCK \downarrow \Rightarrow SOT$ delay time	<b>t</b> slov	SCK0 to SCK2, SOT0 to SOT2	Internal clock oper-	-80	80	ns	
Valid SIN $\Rightarrow$ SCK $\uparrow$	tıvsн	SCK0 to SCK2, SIN0 to SIN2	ation output pins are $C_{L} = 80 \text{ pF} + 1 \text{ TTL}.$	100	_	ns	
SCK $\uparrow \Rightarrow$ Valid SIN hold time	tsнıx	SCK0 to SCK2, SIN0 to SIN2		60	_	ns	
Serial clock "H" pulse width	<b>t</b> shsl	SCK0 to SCK2		<b>4 t</b> CP	—	ns	
Serial clock "L" pulse width	t <sub>SLSH</sub>	SCK0 to SCK2		<b>4 t</b> CP	_	ns	
$SCK \downarrow \Rightarrow SOT$ delay time	<b>t</b> slov	SCK0 to SCK2, SOT0 to SOT2	External clock oper- ation output pins are		150	ns	
Valid SIN $\Rightarrow$ SCK $\uparrow$	tıvsн	SCK0 to SCK2, SIN0 to SIN2	$C_{L} = 80 \text{ pF} + 1 \text{ TTL}.$	60	_	ns	
SCK $\uparrow \Rightarrow$ Valid SIN hold time	tsнıx	SCK0 to SCK2, SIN0 to SIN2		60	_	ns	

Notes: • AC characteristic in CLK synchronized mode.

• CL is load capacity value of pins when testing.


• tcp is the machine cycle (Unit: ns).






### (5) Timer Input Timing

			$(Vcc = 5.0 V \pm 10)$	%, Vss = AV	′ss = 0.0 V, ⊺	$\Gamma_A = -40$	) °C to +85 °C)
Parameter	Symbol	Pin name	Condition		lue	Unit	Remarks
Falameter	Symbol		Condition	Min	Мах	Onit	Remarks
Input pulse width	tтіwн	TIN0, TIN1		4 t <sub>CP</sub>		ns	
	t⊤ıw∟	IN0 to IN3		<b>4 I</b> CP		115	




### (6) Trigger Input Timing

	$(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ Vss} = \text{AVss} = 0.0 \text{ V}, \text{ T}_{\text{A}} = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}$									
Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks			
Farameter	Symbol	Fiii liaine	Condition	Min	Max	Onit	itemaiks			
Input pulse width	<b>t</b> trgh	INT0 to		5 tc₽	_	ns	Under normal operation			
	<b>t</b> trgl	INT7, ADTG		1		μs	In stop mode			



### (7) Slew Rate High Current Outputs (MB90598, MB90598G, MB90F598G only)

$(V_{CC} = 5.0 \text{ V} \pm 10 \text{ \%}, \text{ Vss} = \text{AVss} = 0.0 \text{ V}, \text{ T}_{\text{A}} = -40 ^{\circ}\text{C} \text{ to}$								°C to +85 °C)
Parameter	Symbol	Pin name	Condition		Value		Unit	Remarks
i arameter	Symbol	i in name	Condition	Min	Тур	Max		itema ka
Output Rise/Fall time	tr2 tF2	Port P70 to P77, Port P80 to P87		15	40	150	ns	



### 5. A/D Converter

5. A/D Converter (Vcc = A	Vcc = 5	.0 V±10%, Vs	s = AVss = 0.0	V,3.0 V ≤ AVI	RH – AVRL, 1	「 <sub>A</sub> = −40	0 °C to +85 °C
Parameter	Sym-	Pin name		Value		Unit	Remarks
Falanetei	bol		Min	Тур	Max	Unit	Remarks
Resolution	_	—	—		10	bit	
Conversion error		—	_	—	±5.0	LSB	
Nonlinearity error		—	_	—	±2.5	LSB	
Differential linearity error		—	_	_	±1.9	LSB	
Zero transition voltage	Vот	AN0 to AN7	AVRL – 3.5	AVRL +0.5	AVRL + 4.5	mV	
Full scale transition voltage	Vfst	AN0 to AN7	AVRH – 6.5	AVRH – 1.5	AVRH + 1.5	mV	
Conversion time		_	_	352tcp	_	ns	
Sampling time		_	_	64tcp	_	ns	
Analog port input current	AIN	AN0 to AN7	-10	—	10	μΑ	
Analog input voltage range	VAIN	AN0 to AN7	AVRL		AVRH	V	
Deference veltage renge		AVRH	AVRL + 3.0	—	AVcc	V	
Reference voltage range	_	AVRL	0	—	AVRH – 3.0	V	
Power supply current	A	AVcc	_	5	—	mA	
Fower supply current	Іан	AVcc	_	—	5	μΑ	*
Reference voltage current	Ir	AVRH	_	400	600	μΑ	MB90V595, MB90V595G, MB90F598, MB90F598G
Reference voltage current				140	600	μA	MB90598, MB90598G
	IRH	AVRH		—	5	μΑ	*
Offset between input chan- nels	_	AN0 to AN7		_	4	LSB	

\* : When not operating A/D converter, this is the current ( $V_{CC} = AV_{CC} = AVRH = 5.0$  V) when the CPU is stopped.


#### 6. A/D Converter Glossary

Resolution: Analog changes that are identifiable with the A/D converter

Linearity error: The deviation of the straight line connecting the zero transition point ("00 0000 0000"  $\leftrightarrow$  "00 0000 0001") with the full-scale transition point ("11 1111 1110"  $\leftrightarrow$  "11 1111 1111") from actual conversion characteristics


Differential linearity error: The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value

Total error: The total error is defined as a difference between the actual value and the theoretical value, which includes zero-transition error/full-scale transition error and linearity error.



(Continued)

#### (Continued)




### 7. Notes on Using A/D Converter

Select the output impedance value for the external circuit of analog input according to the following conditions,: • Output impedance values of the external circuit of  $15 \text{ k}\Omega$  or lower are recommended.

• When capacitors are connected to external pins, the capacitance of several thousand times the internal capacitor value is recommended to minimized the effect of voltage distribution between the external capacitor and internal capacitor.

When the output impedance of the external circuit is too high, the sampling period for analog voltages may not be sufficient (sampling period =  $4.00 \ \mu s$  @machine clock of 16 MHz).




#### • Error


The smaller the | AVRH – AVRL |, the greater the error would become relatively.


8. Flash memoryErase and programming performance


Parameter	Condition		Value		Unit	Remarks		
Farameter	Condition	Min	Тур	Max	Onic	Remarks		
Sector erase time			1	15	S	MB90F598G	Excludes 00H	
			1.5	30	S	MB90F598	programming prior erasure	
Chip erase time	T <sub>A</sub> = +25 °C,		5	—	S	MB90F598G	Excludes 00H	
Chip elase time	Vcc = 5.0 V		10.5		S	MB90F598	programming prior	
Word (16-bit)			16	3600	μs	MB90F598G	Excludes system-level	
programming time			32	1000	μs	MB90F598	overhead	
Erase/Program cycle		10000			cycle			


## ■ EXAMPLE CHARACTERISTICS






















• Supply Current












# ■ ORDERING INFORMATION

Part number	Package	Remarks
MB90598PF MB90598GPF MB90F598PF MB90F598GPF	100-pin Plastic QFP (FPT-100P-M06)	
MB90V595CR MB90V595GCR	256-pin Ceramic PGA (PGA-256C-A01)	For evaluation

### ■ PACKAGE DIMENSIONS



# FUJITSU LIMITED

For further information please contact:

#### Japan

FUJITSU LIMITED Marketing Division Electronic Devices Shinjuku Dai-Ichi Seimei Bldg. 7-1, Nishishinjuku 2-chome, Shinjuku-ku, Tokyo 163-0721, Japan Tel: +81-3-5322-3353 Fax: +81-3-5322-3386

http://edevice.fujitsu.com/

#### North and South America

FUJITSU MICROELECTRONICS AMERICA, INC. 3545 North First Street, San Jose, CA 95134-1804, U.S.A. Tel: +1-408-922-9000 Fax: +1-408-922-9179

Customer Response Center *Mon. - Fri.: 7 am - 5 pm (PST)* Tel: +1-800-866-8608 Fax: +1-408-922-9179

http://www.fma.fujitsu.com/

#### Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Am Siebenstein 6-10, D-63303 Dreieich-Buchschlag, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122

http://www.fme.fujitsu.com/

#### **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE. LTD. #05-08, 151 Lorong Chuan, New Tech Park, Singapore 556741 Tel: +65-281-0770 Fax: +65-281-0220

http://www.fmal.fujitsu.com/

#### Korea

FUJITSU MICROELECTRONICS KOREA LTD. 1702 KOSMO TOWER, 1002 Daechi-Dong, Kangnam-Gu,Seoul 135-280 Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111

F0201 © FUJITSU LIMITED Printed in Japan All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.